Join our channel to access 12+ paid courses in RTL Coding, Verification, UVM, Assertions & Coverage / @systemverilogacademy UVM class hierarchy. Basic classes in UVM.
Пікірлер: 17
@kishorebabu98253 жыл бұрын
Hi, thanks for sharing nice videos, it is great help doing for industry, please keep it up and continue still more
@SystemverilogAcademy3 жыл бұрын
Thanks 🙂
@coding_vlsi_vietnam4 жыл бұрын
*VERY HELPFULL THANKS FOR YOUR UPLOAD*
@SystemverilogAcademy4 жыл бұрын
Thanks for the feedback & glad it was helpful!
@user-oq1id3sv9d Жыл бұрын
Thank
@ramakrishnachintha92044 жыл бұрын
please explain one example protocol like i2c and spi and axi with reference source code
@SystemverilogAcademy4 жыл бұрын
Thanks for your feedback. I don't think I will be doing this in near future, sorry.
@tahirsengine3 жыл бұрын
Thank you sir for posting yet another wonderful video. I am also learning, or let's say trying to learn uvm. But one thing that really discourages me is pay that engineers get in Vlsi industry. After that many years of hard work, and peanuts is all we get.... What is your take on that?
@SystemverilogAcademy3 жыл бұрын
Tricky question :) I would say don't worry too much about the initial company /pay that you get. If you are talented (& lucky) , you might get an offer from a 'tier1/2' company else you might end up getting a job in a service company. Its true for almost every engineering field not just VLSI. If you are talented & hardworking you can always chase a better job after initial 2-4 years.
@SystemverilogAcademy3 жыл бұрын
Tricky question :) I would say don't worry too much about the initial company /pay that you get. If you are talented (& lucky) , you might get an offer from a 'tier1/2' company else you might end up getting a job in a service company. Its true for almost every engineering field not just VLSI. If you are talented & hardworking you can always chase a better job after initial 2-4 years.
@kishorebabu98253 жыл бұрын
Hi, i am having dount,...Do we need DUT compulsory for developing UVC and if we can develop UVC without DUT then how can we compare DUT outputs and expected outputs in scoreboard ?
@SystemverilogAcademy3 жыл бұрын
You can't develop a scoreboard without an actual DUT, but I would say start with a simple agent (and if you want you can add an scoreboard class with an empty run_phase function).
@tausid9794 жыл бұрын
Hi Sir......Can you code one example in uvm ?
@SystemverilogAcademy4 жыл бұрын
Thanks for your feedback. I don't think I will be doing this in near future, sorry, but will push to the TODO Q :)
@tausid9794 жыл бұрын
@@SystemverilogAcademy Sir 1 request I'm learning these things by my own and taking helps from your vidios but somewhere unable to understand, so can u helps us in that situation. ?
@SystemverilogAcademy4 жыл бұрын
Can you go www.systemverilogacademy.com/ and drop a mail with your interest please.