Negative edge-triggered JK Flip Flop with CLR' and PRE' input.

  Рет қаралды 17,915

DIGITEK KEYS

DIGITEK KEYS

3 жыл бұрын

Please subscribe my channel using gmail or hotmail or any other email id, don't subscribe it using your university/college email id. because it will not count.
This video explains the working of Negative edge-triggered JK Flip Flop with CLR' and PRE' input. The priority of the CLR', PRE', and CLK is explained.
Draw the output waveform of Q for a negative edge-triggered JK flip flop with active LOW CLR' and PRE' by using the input waveform.
How the positive edge-triggered D Flip Flop works with PRE' and CLR' Inputs.
• D Flip Flop working wi...
Working Of Active High SR Latch (SR Latch using NOR Gate) for S and R Input waveform.
• Working Of Active High...
Mantissa and exponent of 5 representing in Binary floating point.
• 5 Represented In Binar...

Пікірлер: 7
@Harb.991
@Harb.991 Жыл бұрын
YOU ARE THE BEST GIRL!! Thank you so much, that was very clear!
@digitekkeys2024
@digitekkeys2024 Жыл бұрын
Thank you. Please like and subscribe my channel.
@user-gs5xc1jh6p
@user-gs5xc1jh6p Жыл бұрын
nice ma'am
@kulwashija1616
@kulwashija1616 2 жыл бұрын
Good lecture 👊👊👊
@digitekkeys2024
@digitekkeys2024 11 ай бұрын
🙏
@amangupta5164
@amangupta5164 8 ай бұрын
Ma'am we know when the value of clock is zero then the output come out to be previous value But yaha apne jab 1st time clock ko consider kiya tab apne output 1 diya 0 nahi hona chahiye tha wahan?
@digitekkeys2024
@digitekkeys2024 8 ай бұрын
Since it was not specified that initially all the outputs are zero so I have considered the waveform conditions. Pre' waveform is initially zero so output can be one. Also, during output waveform drawing you can specify that you are considering initially all the outputs are zero then you can take it zero.
Secret Experiment Toothpaste Pt.4 😱 #shorts
00:35
Mr DegrEE
Рет қаралды 35 МЛН
Как бесплатно замутить iphone 15 pro max
00:59
ЖЕЛЕЗНЫЙ КОРОЛЬ
Рет қаралды 8 МЛН
WHAT’S THAT?
00:27
Natan por Aí
Рет қаралды 14 МЛН
Timing Diagram for Negative Edge SR Flip Flop
3:55
Computer Engineering with Colin
Рет қаралды 11 М.
JK Negative Edge-Triggered Flip Flop
10:05
qmy5728
Рет қаралды 13 М.
L4.36: Output waveform of JK flip flop | waveform example
5:41
Success GATEway
Рет қаралды 19 М.
Timing Diagram for A Negative Edge Triggered Flip Flop
3:10
Mandy Elmore
Рет қаралды 70 М.
Latches and Flip-Flops 6 - The JK Flip Flop
13:49
Computer Science
Рет қаралды 31 М.
PRESET and CLEAR inputs in Flip-Flop | Asynchronous inputs in Flip-Flop
12:02
ALL ABOUT ELECTRONICS
Рет қаралды 37 М.
Latch and Flip-Flop Explained | Difference between the Latch and Flip-Flop
9:50
ALL ABOUT ELECTRONICS
Рет қаралды 220 М.
Запрещенный Гаджет для Авто с aliexpress 2
0:50
Тимур Сидельников
Рет қаралды 946 М.
iPhone 15 Pro в реальной жизни
24:07
HUDAKOV
Рет қаралды 480 М.
Rate This Smartphone Cooler Set-up ⭐
0:10
Shakeuptech
Рет қаралды 6 МЛН