Join the EMC Design Academy here: 👉bit.ly/EMC_Academy
Пікірлер: 19
@dario_fresuАй бұрын
Join the EMC Design Academy here: 👉bit.ly/EMC_Academy
@nabilyoussef5950Ай бұрын
Big thanks for this video! Really made a difference. Video Timeline [00:00 - 00:15] Introduction [00:19 - 05:45] Problem One: Choosing the Appropriate Stack-Up Understanding Signal Return Path [06:00 - 12:59] Dealing with Absence of Return Plane [13:00 - 13:49] Exploring 4 Layers Stack Up [13:50 - 14:39] Maximizing Potential with 6 Layers Stack Up [14:40 - 16:18] [16:19 - 18:59] Problem Two: Having Traces Very Close to Each Other [19:00 - 23:33] Problem Three: Reducing Parasitic Effect from Routing [23:34 - 26:43] Problem Four: Large Current Loop Size [21:30 - 26:43] Problem Five: Adding Protection and Filtering for Each In & Out [26:44 - 30:59] Problem Six: Separating Grounds (Analog & Digital) [31:00 - 33:54] Problem Eight: Strategically Placing Components [33:55 - 38:32] Problem Nine: Controlled Impedance Traces [38:33 - end] Problem Ten: Creating Antennas
@dario_fresuАй бұрын
Very welcome 😉 Thanks for watching!
@vasilis746Ай бұрын
What is mentioned is very accurate. They are so simple but at the same time so difficult to implement. Also, many designers do not have this knowledge in physics and electrical engineering. They have simply learned to run some design program. You have great contagiousness and experience. Thank you very much for sharing such important knowledge.
@dario_fresuАй бұрын
I'm glad you find it useful. thank you also for the nice comment and for watching 😉
@saurabhjha5401Ай бұрын
After Altium academy Z_peterson vedios now I'm following your tutorials.
@dario_fresuАй бұрын
Thank you! Welcome to my channel ;)
@AndreSonsOfSamaelАй бұрын
Definitely one of the best and most useful PCB design videos I've seen
@dario_fresuАй бұрын
Thanks a lot! I hope this helps 😉
@sanjaybatra6593Ай бұрын
kind of advance level topics. excellent details. The PCB you have used for reference is totally wrong as it has signal traces on both sides ? How 220V AC inductive load play a role in EMI/EMC? They also create EMI on 220V AC line which come back to PCB through power supply . Is there a way to handle this? any other video ?
@dario_fresuАй бұрын
Thank you for watching the video. That's a good topic for another video ;)
@milossapic78028 күн бұрын
13:53 why we are not use 3 layer PCB, is it possible?
@dario_fresu28 күн бұрын
For manufacturing purposes, that's not really a good solution, and it won't be that cheap either. 😉
@sanjaybatra659329 күн бұрын
Top 10 PCB Design Mistakes for EMC and Signal Integrity - PCB Layout Reviews. This is applicable to HIGH SPEEED BOARD or any SLOW board ?
@dario_fresu29 күн бұрын
If you see from some other simulations I made, even a 10KHz signal create troubles. So the problem is not much about slow or fast, because yes the behaviour changes due to the inductance dependency, but we have to be careful about what we call "slow", which in reality happens at frequency level very close to DC. Hope this helps, Dario
@sanjaybatra659329 күн бұрын
The first point: Signal are on TOP and BOTTOM and they are crossing each other. This is the problem as per you. What if they don't CROSS each other and I mean signal tracks are running in parallel to each other. ???
@dario_fresu29 күн бұрын
The problem is not in crossing or not, the problem is in how the fields interact with each other. Having two signals traces placed in parallel to each others still requires a Return Reference Plane as close as possible to the signal traces so that the fields of one signal do not contaminate the fields of the other signal. These phenomena is called "Crosstalk" , you will find more content on the channel about that. Hope this helps, Dario
@sanjaybatra659329 күн бұрын
@@dario_fresu Thanx, your video is very informative. To completely understand these 10 points and to co-relate with our work, I need to watch it many times. But I learn one important point , which is most important. Try to make maximum TRACES on TOP layer as much as possible and avoid TRACES at BOTTOM layer. Bottom layer will be used for ground plane/reference plane. This exercise will give you a un-scattered REFERENCE PLANE (GROUND PLANE). REFERENCE PLANE is like a DUSTBIN and it will adsorb every bad signal/(noise).
@dario_fresu29 күн бұрын
I would highly recommend not to think I'm terms of "Ground" or "Sink" or "DustBin" 😂 but rather think in terms of potentials, one for the signal and one for the reference. These two always go together. These is what forms the voltage, which is basically a difference between these two potentials (by definition). Then, this voltage is what we call: Signal. But you see that if you follow this logic, there really is no signal without the reference potential. Is the same as if you design the schematics without the ground port!