Events in system verilog | PART- 1 | Interprocess communication in

  Рет қаралды 2,827

We_LSI

We_LSI

11 ай бұрын

EDA Playground code link: edaplayground.com/x/cMVj
Topic covered in this video is SV events
discussed the events with the help of code
3 types:
Type A: An event is triggered after waiting for the event trigger.
Type B: An event is triggered before waiting for event trigger
Type C: An event is triggered at the same time as waiting for the event trigger
#education #design #systemverilog #sv #vlsi #semiconductor #electronics #verification #core #events #class #oops #digitalelectronics #digital #design #testbench #designverification #verilog #engineering #engineeringjobs #electronicsandcommunication #interprocess #process #threads #semaphore #communicationskills #guide #vlsitraining #vlsijobs #testbench #digitalelectronics #interview #interviewquestion #faq #student #learning

Пікірлер: 17
@madhumohan5605
@madhumohan5605 2 ай бұрын
super explanation madam & congratulations 800 subscribers madam
@susheelapatagar
@susheelapatagar 2 ай бұрын
Thank you..
@srini.....
@srini..... 5 ай бұрын
Clear explanation 👌 👏
@susheelapatagar
@susheelapatagar 5 ай бұрын
Thank you.💜
@sivareddy1227
@sivareddy1227 3 ай бұрын
Good explanation
@susheelapatagar
@susheelapatagar 3 ай бұрын
Thank you!
@rishabhnegi3167
@rishabhnegi3167 7 ай бұрын
Thank you Maam it was very helpful
@susheelapatagar
@susheelapatagar 7 ай бұрын
Glad to hear that!
@Devendervlogs86
@Devendervlogs86 4 ай бұрын
Super mam do more videos based on sv
@susheelapatagar
@susheelapatagar 4 ай бұрын
Sure. Thank you
@ramojireddy8161
@ramojireddy8161 3 ай бұрын
Where can I get the PPT
@susheelapatagar
@susheelapatagar 3 ай бұрын
I have done only few ppts using google slides. docs.google.com/presentation/d/1OWSXNfZnHi1dbOlf39TKYG9CIdw00z-R331F4EhWi5Y/edit?usp=sharing For eda examples find my GitHub link: github.com/Susheelaaa
@ramojireddy8161
@ramojireddy8161 3 ай бұрын
@@susheelapatagar it's whatever you create can you share link in description
@susheelapatagar
@susheelapatagar 3 ай бұрын
@@ramojireddy8161 Sure
@pd128
@pd128 2 ай бұрын
.
@susheelapatagar
@susheelapatagar 2 ай бұрын
;
@pd128
@pd128 2 ай бұрын
@@susheelapatagar thank you susheela
Mom's Unique Approach to Teaching Kids Hygiene #shorts
00:16
Fabiosa Stories
Рет қаралды 38 МЛН
Я обещал подарить ему самокат!
01:00
Vlad Samokatchik
Рет қаралды 9 МЛН
Schoolboy - Часть 2
00:12
⚡️КАН АНДРЕЙ⚡️
Рет қаралды 6 МЛН
ПРОВЕРИЛ АРБУЗЫ #shorts
00:34
Паша Осадчий
Рет қаралды 7 МЛН
Event Regions in Verilog and Race Condition
18:35
VLSI academia
Рет қаралды 3,1 М.
JPEG is Dying - And that's a bad thing
8:09
2kliksphilip
Рет қаралды 124 М.
Stop, Intel’s Already Dead!
13:47
Linus Tech Tips
Рет қаралды 159 М.
Event (System Verilog) || With Coding || EDA-Playground
11:35
Rupankar Das
Рет қаралды 466
System Verilog - Shallow copy
13:40
Sharmi R
Рет қаралды 4,3 М.
SystemVerilog Scheduling Semantics
17:03
Mike Bartley
Рет қаралды 12 М.
System  Verilog Constraints And Interview Questions
6:05
TechTok
Рет қаралды 7 М.
Mom's Unique Approach to Teaching Kids Hygiene #shorts
00:16
Fabiosa Stories
Рет қаралды 38 МЛН