No video

FPGA Clock and timing concepts explained simply for beginners using two analogies!

  Рет қаралды 4,859

FPGAs for Beginners

FPGAs for Beginners

Күн бұрын

Пікірлер: 12
@satpatel7508
@satpatel7508 3 жыл бұрын
I generally percieve these things like my laundary, -- placing clothes, starting machine, drying the clothes and ironing. Fits well with the pipelining concepts too.
@FPGAsforBeginners
@FPGAsforBeginners 3 жыл бұрын
Yup, exactly. That's a good analogy too!
@AlejandroHernandez-xi4vl
@AlejandroHernandez-xi4vl 3 жыл бұрын
I love your videos Stacey, thank you
@FPGAsforBeginners
@FPGAsforBeginners 3 жыл бұрын
You are so welcome!
@satpatel7508
@satpatel7508 3 жыл бұрын
Great analogies! Enjoying your short and easy-to-understand videos!
@arinoba492
@arinoba492 2 жыл бұрын
Came from reddit, seems like I will be here for a long time :D
@Leethal60
@Leethal60 2 жыл бұрын
I'm glad you produced this video. I have an Counter AXIS IP to a FIFO to AXI DMA to ZYNQ PS on a Zedboard and couldn't meet timing until I slowed the F_CLK0 down to 80 MHz from 100MHz. I'm not sure which worker is having trouble putting on the lids though :)
@joelmandebi7212
@joelmandebi7212 2 жыл бұрын
Great content Stacey. Thanks
@jogeshsingh854
@jogeshsingh854 3 жыл бұрын
One analogy is that using synchronous clocking as far as possible and abstaining global reset In sequential circuits.
@eigenfield
@eigenfield 6 ай бұрын
Before the next snapshot clock, where we are busy doing stuff to get ready (and make sure that our hands are not in the way), is there another clock used here aside from the main snapshot clock?
@shams350z
@shams350z 2 жыл бұрын
are those galaxy buds ?
@FPGAsforBeginners
@FPGAsforBeginners 2 жыл бұрын
Indeed they are. I really like them.
Timing Constraints: How do I connect my top level source signals to pins on my FPGA?
7:29
Timing Constraints: How do I connect my top level source signals to pins on my FPGA?
FPGAs for Beginners
Рет қаралды 10 М.
Timing report and RTL schematic interpretation
8:40
Timing report and RTL schematic interpretation
FPGAs for Beginners
Рет қаралды 4,8 М.
what will you choose? #tiktok
00:14
what will you choose? #tiktok
Анастасия Тарасова
Рет қаралды 5 МЛН
Gli occhiali da sole non mi hanno coperto! 😎
00:13
Gli occhiali da sole non mi hanno coperto! 😎
Senza Limiti
Рет қаралды 22 МЛН
Underwater Challenge 😱
00:37
Underwater Challenge 😱
Topper Guild
Рет қаралды 39 МЛН
Magic? 😨
00:14
Magic? 😨
Andrey Grechka
Рет қаралды 20 МЛН
Tips for Verilog beginners from a Professional FPGA Engineer
20:12
Tips for Verilog beginners from a Professional FPGA Engineer
FPGAs for Beginners
Рет қаралды 20 М.
What is a Clock in an FPGA?
18:58
What is a Clock in an FPGA?
nandland
Рет қаралды 53 М.
Example Interview Questions for a job in FPGA, VHDL, Verilog
20:34
Example Interview Questions for a job in FPGA, VHDL, Verilog
nandland
Рет қаралды 115 М.
Vivado IP generator tricks: Generating IP, saving to version control, and generating example code!
10:15
Vivado IP generator tricks: Generating IP, saving to version control, and generating example code!
FPGAs for Beginners
Рет қаралды 6 М.
Fixing failed timing, a practical example in verilog!
9:32
Fixing failed timing, a practical example in verilog!
FPGAs for Beginners
Рет қаралды 4,9 М.
Understanding Timing Analysis in FPGAs
29:41
Understanding Timing Analysis in FPGAs
Altera
Рет қаралды 28 М.
Crossing Clock Domains in an FPGA
16:38
Crossing Clock Domains in an FPGA
nandland
Рет қаралды 67 М.
10 tips for writing a clear state machine in Verilog: A UART transmitter example.
11:58
10 tips for writing a clear state machine in Verilog: A UART transmitter example.
FPGAs for Beginners
Рет қаралды 9 М.
Why Democracy Is Mathematically Impossible
23:34
Why Democracy Is Mathematically Impossible
Veritasium
Рет қаралды 1,9 МЛН
what will you choose? #tiktok
00:14
what will you choose? #tiktok
Анастасия Тарасова
Рет қаралды 5 МЛН