RISC-V Logisim Immediate Generator

  Рет қаралды 1,073

Chuck's Tech Talk

Chuck's Tech Talk

Ай бұрын

Learn about the RISC-V instruction set architecture by building hardware. In this video, I use Logisim to build the Immediate Generator that will eventually be incorporated into an RV32I CPU that can be synthesized on to an FPGA.
Immediates touch on many classes of instructions and are fundamental to understanding the RISC-V philosophy.
There are a number of resources that I recommend you study as you go on this journey with me:
RISC-V Reference Card: www.cl.cam.ac.uk/teaching/161...
Design of the RISC-V Instruction Set Architecture: digitalassets.lib.berkeley.ed...
Great Ideas in Computer Architecture (week 2 and 4): inst.eecs.berkeley.edu/~cs61c...
RISC-V Specification: riscv.org/wp-content/uploads/...
Other helpful resources:
Online RISC-V assembler: riscvasm.lucasteske.dev
Logisim Evolution: github.com/logisim-evolution/...

Пікірлер: 7
@legobuildingsrewiew7538
@legobuildingsrewiew7538 Ай бұрын
this seems like i will come back to it one day.
@norliegh
@norliegh Ай бұрын
pretty cool video! i really hope you make more. ❤
@chuckbenedict7235
@chuckbenedict7235 Ай бұрын
Thank you, I will
@NaterNorris
@NaterNorris Ай бұрын
Interesting but I dont understand whats going on. Very specific usage. This is for programming basically an OS or interface that you can communicate with? Definately interesting, just a little too high level i think for most viewers. Like for example, what are we doinfgwirh thw bit values ect. And how are we using this?
@chuckbenedict7235
@chuckbenedict7235 Ай бұрын
I am building modules step by step, that will be combined into a design, which will implement a RISC-V system on a chip, in Logisim. The immediate generator acts upon RISC-V immediate instruction types, which contain hard-coded values within the instruction. Those immediate values are then needed by other modules (such as the ALU). Perhaps I did not add enough context at the beginning of the video. Have you have seen other videos in the series? I am about to deploy content on control logic, which pulls these modules together. Thanks for the question.
@sidharthbatchu6128
@sidharthbatchu6128 Ай бұрын
its Kinda hard to comprehend sir
@chuckbenedict7235
@chuckbenedict7235 Ай бұрын
Have a specific question that I can clear up?
RISC-V Logisim Brancher
8:37
Chuck's Tech Talk
Рет қаралды 116
The Genius of RISC-V Microprocessors - Erik Engheim - ACCU 2022
1:01:17
ACCU Conference
Рет қаралды 88 М.
That's how money comes into our family
00:14
Mamasoboliha
Рет қаралды 10 МЛН
Scary Teacher 3D Nick Troll Squid Game in Brush Teeth White or Black Challenge #shorts
00:47
Survival skills: A great idea with duct tape #survival #lifehacks #camping
00:27
Machine Code Explained - Computerphile
20:32
Computerphile
Рет қаралды 110 М.
A $9 Introduction to the RISC-V Future of Computing
26:34
apalrd's adventures
Рет қаралды 355 М.
MS-DOS has been Open-Sourced!  We Build and Run it!
15:01
Dave's Garage
Рет қаралды 424 М.
Building High-Performance RISC-V Cores for Everything
19:01
TechTechPotato
Рет қаралды 101 М.
How CPUs do Out Of Order Operations - Computerphile
24:12
Computerphile
Рет қаралды 67 М.
RISC-V 2024 Update: RISE, AI Accelerators & More
14:03
ExplainingComputers
Рет қаралды 84 М.
FSCK 2024 - RISC-V - The Only Architecture You'll Ever Need
41:28
WHY IS THE HEAP SO SLOW?
17:53
Core Dumped
Рет қаралды 208 М.
The Magic of RISC-V Vector Processing
16:56
LaurieWired
Рет қаралды 240 М.
MegaProcessor - Computerphile
8:09
Computerphile
Рет қаралды 384 М.
That's how money comes into our family
00:14
Mamasoboliha
Рет қаралды 10 МЛН