Рет қаралды 8,563
This training is part 2 of 4. Closing timing can be one of the most difficult and time-consuming aspects of creating an FPGA design. The Timing Analyzer, part of the Intel® Quartus® Prime software, is an easy-to-use tool for creating Synopsys* design constraints (SDC) files and for generating detailed timing reports to shorten the process of timing closure. This part of the training introduces you to the Timing Analyzer graphical user interface and the basics of using the tool to create SDC files and generate timing reports.
Other names and brands may be claimed as the property of others.