What is SR Flip-Flop?
The SR flip-flop is also named as RS flipflop. When both the inputs of the SR flip-flop are high, then the indeterminate state is theirs. In other programming environments, it is required to assign determinate outputs to all flipflop conditions. Hence, RS and SR flip-flops were designed.
The SR Flip-Flop is also known as the gated or clocked SR latch. The clocked SR latch or SR flip-flop temporarily stores or holds the information until it is needed in digital circuits. 'S' and 'R' are the two inputs to the SR flip-flop. It has two outputs, the main output 'Q' and the complements of the main output ' Q' '. The SR Flip-Flop is a storage element with only one bit.
The SR flip-flop is a gated SR flip-flop with a clock input circuitry that does not prevent the illegal or invalid output state that can arise when both inputs S and R are equal to logic level "1". The SR latch is constructed using two cross-coupled NAND gates. Let us discuss in detail about these in the upcoming sections.
Thank You for Watching